Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.
-
Updated
Sep 27, 2026 - Python
Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.
ReLM is the soft-core multiprocessor technology based on the unique memory architecture, enabling users to build a high-performance microcontroller on a relatively small FPGA board.
To associate your repository with the softcore topic, visit your repo's landing page and select "manage topics."